ModSy [SerienID : 3914]
Modelling and Synthesis of Digital Systems
Simulation
Synthese
abstraktion
vhdl
Hardware Description Language
Verilog
Digital Design
Digitalentwurf
Hardware-Beschreibungssprache
Entity
Semester
Sommersemester 2024
Lehrenden
Zugang via
StudOn-Zugang
aktualisiert
2024-04-24 23:10:59
Abonnements
0
-
# 1StudOn-ZugangModSy Exercise-1Dipl.-Ing. Jürgen Frickel2024-04-24 Sommersemester 20241ModSy Exercise-1Dipl.-Ing. Jürgen Frickel2024-04-24 Sommersemester 2024StudOn-ZugangGesperrt clip
-
# 2StudOn-ZugangModSy Lecture 252 - 271Dipl.-Ing. Jürgen Frickel2025-07-14 Sommersemester 20242ModSy Lecture 252 - 271Dipl.-Ing. Jürgen Frickel2025-07-14 Sommersemester 2024StudOn-ZugangGesperrt clip
