6 - Programming Techniques for Supercomputers/ClipID:15090 previous clip next clip

Recording date 2020-05-06

Language

English

Organisational Unit

Professur für Höchstleistungsrechnen

Producer

Professur für Höchstleistungsrechnen

In this final lecture about single core microarchitecture we establish a simple performance bound based on instruction throughput analysis for simple loop based kernels. This performance bound will later be used in the context of the roofline model

Up next

Wellein, Gerhard
Prof. Dr. Gerhard Wellein
2020-05-11
IdM-login
Wellein, Gerhard
Prof. Dr. Gerhard Wellein
2020-05-12
IdM-login
Wellein, Gerhard
Prof. Dr. Gerhard Wellein
2020-05-18
IdM-login
Wellein, Gerhard
Prof. Dr. Gerhard Wellein
2020-05-21
IdM-login
Wellein, Gerhard
Prof. Dr. Gerhard Wellein
2020-05-25
IdM-login

More clips in this category "Technische Fakultät"

2024-09-02
Studon
protected  
2024-09-02
Studon
protected  
2024-07-19
Studon
protected  
2024-07-18
IdM-login
protected  
2024-07-19
Studon
protected  
2024-07-19
Studon
protected