Embedded Systems 2020/2021 /CourseID:1501

Detailed information

Keywords: real signals minimization conflict tools process bus transition compiler complexity integer algorithm point program color bit space computation protocol segment

Most recent entry on 2020-09-01 

Organisational Unit

Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)

Recording type

Vorlesungsreihe

Language

English

Associated Clips

Episode
Title
Lecturer
Updated
Via
Duration
Media
1
Introduction Part 1
Prof. Dr. Jürgen Teich
2020-08-24
Studon
01:36:35
2
Introduction Part 2
Prof. Dr. Jürgen Teich
2020-08-24
Studon
00:51:35
3
Specification-and-Modeling - Part 1
Prof. Dr. Jürgen Teich
2020-08-25
Studon
01:40:10
4
Specification-and-Modeling - Part 2
Prof. Dr. Jürgen Teich
2020-08-25
Studon
01:15:06
5
Specification-and-Modeling - Part 3
Prof. Dr. Jürgen Teich
2020-08-26
Studon
01:33:45
6
Hardware-Synthesis - Part 1
Prof. Dr. Jürgen Teich
2020-08-26
Studon
00:57:38
7
Hardware-Synthesis - Part 2
Prof. Dr. Jürgen Teich
2020-08-27
Studon
01:22:54
8
Hardware-Synthesis - Part 3
Prof. Dr. Jürgen Teich
2020-08-27
Studon
01:02:02
9
Hardware-Synthesis - Part 4
Prof. Dr. Jürgen Teich
2020-08-28
Studon
01:30:53
10
Hardware-Synthesis - Part 5
Prof. Dr. Jürgen Teich
2020-08-28
Studon
01:02:44
11
Software-Synthesis - Part 1
Prof. Dr. Jürgen Teich
2020-08-31
Studon
01:24:04
12
Software-Synthesis - Part 2
Prof. Dr. Jürgen Teich
2020-08-31
Studon
01:41:13
13
Software-Synthesis - Part 3
Prof. Dr. Jürgen Teich
2020-09-01
Studon
01:41:04
14
Software-Synthesis - Part 4
Prof. Dr. Jürgen Teich
2020-09-01
Studon
00:58:49

More courses from Prof. Dr. Jürgen Teich

Teich, Jürgen
Prof. Dr. Jürgen Teich
2012-01-30
Passwort
Teich, Jürgen
Prof. Dr. Jürgen Teich
2020-05-19
Studon
Schloss1
Prof. Dr. Jürgen Teich
2020-05-06
Studon
Teich, Jürgen
Prof. Dr. Jürgen Teich
2020-09-01
Studon
Informatikjahr
Prof. Dr. Jürgen Teich
2006-11-09
Free